SODA

Moving the shared memory closer to the processors: DDM

Landin, Anders and Haridi, Seif and Hagersten, Erik (1990) Moving the shared memory closer to the processors: DDM. [SICS Report]

[img]Postscript
144Kb
[img]
Preview
PDF
258Kb

Abstract

Multiprocessors with shared memory are considered more general and easier to program than message-passing machines. The scalability is, however, in favor of the latter. There are a number of proposals showing how the poor scalability of shared memory multiprocessors can be improved by the introduction of private caches attached to the processors. These caches are kept consistent with each other by cache-coherence protocols. In this paper we introduce a new class of architectures called Cache Only Memory Architectures (COMA). These architectures provide the programming paradigm of the shared-memory architectures, but are believed to be more scal- able. COMAs have no physically shared memory; instead, the caches attached to the processors contain all the memory in the system, and their size is therefore large. A datum is allowed to be in any or many of the caches, and will automatically be moved to where it is needed by a cache-coherence protocol, which also ensures that the last copy of a datum is never lost. The location of a datum in the machine is completely decoupled from its address. We also introduce one example of COMA: the Data Diffusion Machine (DDM). The DDM is based on a hierarchical network structure, with processor/memory pairs at its tips. Remote accesses generally cause only a limited amount of traffic over a limited part of the machine. The architecture is scalable in that there can be any number of levels in the hierarchy, and that the root bus of the hierarchy can be implemented by several buses, increasing the bandwidth.

Item Type:SICS Report
Additional Information:Original report number R90017B (which replaced report R90017).
Uncontrolled Keywords:Multiprocessor, hierarchical architecture, hierarchical buses, multilevel cache, shared memory, split-transaction bus, cache coherence
ID Code:2089
Deposited By:Vicki Carleson
Deposited On:22 Oct 2009
Last Modified:18 Nov 2009 15:59

Repository Staff Only: item control page